DFT

Design for Testability Integration of Scan and BIST Test vector integration and management Chip-level test vector derivation Scan - Full, partial and boundary Logic and memory BIST Automated test pattern generation Fault grading of functional vectors JTAG